

REISSUE DECLARATION BY THE INVENTORS



As the below named inventors, we hereby declare that:

Our residence, post office address and citizenship are as stated below next to our names;

We believe we are the original, first and joint inventors of the subject matter that is described and claimed in U.S. Patent No. 6,288,935, granted on September 11, 2001, and for which a reissue patent is sought on the invention entitled Nonvolatile Semiconductor Memory Device For Storing Multivalued Data, the specification of which

- ☐ is attached hereto.  
☒ was filed on September 10, 2003 as Application Serial Number 10/658,850 and was amended on \_\_\_\_\_ (if applicable).  
☐ was filed under the Patent Cooperation Treaty (PCT) and accorded International Application No. \_\_\_\_\_, filed \_\_\_\_\_, and amended on \_\_\_\_\_ (if any).

We hereby state that we have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We hereby acknowledge the duty to disclose information which is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56(a).

Prior Foreign Application(s)

We hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application(s) for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Country	Application No.	Date of Filing (day month year)	Date of Issue (day month year)	Priority Claimed Under 35 U.S.C. §119
Japan	11-266085	20-9-1999		Yes

Prior United States Provisional Application(s)

We hereby claim priority benefits under Title 35, United States Code, §119(e)(1) of any U.S. provisional application listed below:

U.S. Provisional Application No.	Date of Filing (day month year)	Priority Claimed Under 35 U.S.C. §119(e)(1)

Prior United States Application(s)

We hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, we acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Date of Filing (Day, Month, Year)	Status — Patented, Pending, Abandoned

We have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

We acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

We verily believe the original patent to be wholly or partly inoperative or invalid, for the reasons described below.

\_\_\_\_\_ by reason of a defective specification or drawing.

☒ by reason of the patentee claiming more or less than he had the right to claim in the patent.

\_\_\_\_\_ by reason of other errors.

At least one error upon which reissue is based is described below

1. Claims 1-16 remain pending.
2. Claims 17-48 are added.
3. This reissue is a broadening reissue. Accordingly, at least one error is cited below:

It was an error to claim some of the features recited in claim 17 as narrowly as in claim 15. Thus, some or all of the features of claim 17 are of a broader scope than those recited in claim 15. For example, it was an error to limit claim 15 to include the data storage circuit as controlled by the control circuit. To correct this error, new claim 17 has been added to recite in broader terms the elements of claim 15 (the memory element connected to a bit line and a word line and a control circuit that controls the potentials on the bit and word lines). Thus, claim 17 does not limit the combination to the data storage circuit as controlled by the control circuit.

All errors corrected in this reissue application arose without any deceptive intention on the part of the applicant.

Banner & Witcoff Ref. No.  
Client Ref. No.

000449.00021  
G030731

### Power of Attorney

And we hereby appoint, both jointly and severally, as our attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith the practitioners at:

Customer Number: 22907

Please address all correspondence and telephone communications to the address and telephone number for this Customer Number.

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature Noboru Shibata Date Mar 18, 2005  
Full Name of First Inventor Shibata Noboru  
Family Name First Given Name Second Given Name  
Residence Yokohama-shi, Japan Citizenship Japan  
Post Office Address Intellectual Property Division, Kabushiki Kaisha Toshiba, 1-1 Shibaura 1-chome, Minato-ku, Tokyo  
105-8001 Japan

Signature Tanaka Date March 16, 2005  
Full Name of Second Inventor Tanaka Tomoharu  
Family Name First Given Name Second Given Name  
Residence Yokohama-shi, Japan Citizenship Japan  
Post Office Address Intellectual Property Division, Kabushiki Kaisha Toshiba, 1-1 Shibaura 1-chome, Minato-ku, Tokyo  
105-8001 Japan